YP

ASAL Technologies is the largest software R&D house in Palestine based in Rawabi city

We are looking for an outstanding Design Verification Engineers with a passion to verify the correctness of the hardware design. The candidates will learn the full hardware verification flow and become expert in design verification area using the most popular EDA tools.

Description:

Develop verification environment of block, system and chip levels.
Develop entire verification flow including test plan, implementation (tests and simulation) and coverage collection.
Implement design using Verilog HDL and VHDL.
Develop methodologies, scripts and infrastructure improvements.